photo

Thibault Gadeyne


Aktiv seit 2015

Followers: 0   Following: 0

Statistik

Feeds

Anzeigen nach

Frage


ROM block generated by HDL Coder not inferred by Vivado Synthesis tool
I want to map a LUT in RAM blocks of my FPGA. I followed this example guidelines: http://fr.mathworks.com/help/hdlcoder/examples...

etwa 9 Jahre vor | 1 Antwort | 0

1

Antwort

Beantwortet
HDL Coder: Clock-rate pipelining example
Hello Girish, I basically want to realize transfer functions or controllers running at limited speeds and I would be interest...

etwa 9 Jahre vor | 0

Frage


HDL Coder: Clock-rate pipelining example
I would like to evaluate clock-rate pipelining functionality of HDL Coder. Is there any example available ? Thanks in advance...

etwa 9 Jahre vor | 3 Antworten | 0

3

Antworten

Frage


HDL Coder: Pipelined multipliers in logic
I want to implement a 8x8 bits multiplier via Simulink with LUTs (without DSP blocks). To optimize speed I wanted to introduce p...

etwa 9 Jahre vor | 1 Antwort | 0

1

Antwort