Dr. W. Kurt Dobson
Dobson Applied Technology Associates
Followers: 0 Following: 0
Statistik
RANG
179.944
of 300.392
REPUTATION
0
ANTWORTZUSTIMMUNG
11.11%
ERHALTENE STIMMEN
0
RANG
of 20.933
REPUTATION
N/A
DURCHSCHNITTLICHE BEWERTUNG
0.00
BEITRÄGE
0 Dateien
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANG
of 168.335
BEITRÄGE
0 Probleme
0 Lösungen
PUNKTESTAND
0
ANZAHL DER ABZEICHEN
0
BEITRÄGE
0 Beiträge
BEITRÄGE
0 Öffentlich Kanäle
DURCHSCHNITTLICHE BEWERTUNG
BEITRÄGE
0 Highlights
DURCHSCHNITTLICHE ANZAHL DER LIKES
Feeds
Frage
Can Antenna Toolbox used to design 3d antenna geometries?
Need to design a 3d fractal antenna which would be 3d printed on the inside of a curved surface (a hemisphepre) with a dielectri...
mehr als 2 Jahre vor | 0 Antworten | 0
0
AntwortenFrage
I'm using antenna toolbox. Can't add a dielectric layer without adding a ground plane
I am developing a fractal antenna. I just want a fractal pattern on a dielectric, like FR4. Don't want a reflector/groundplan...
mehr als 2 Jahre vor | 1 Antwort | 0
1
AntwortFrage
Parallel Matlab on EC2 or other supercomputer?
In around 2014, I was one of the beta testers for Matlab Parallel/Distributed computing on the Amazon EC2. I was developing tomo...
mehr als 2 Jahre vor | 1 Antwort | 0
1
AntwortHow can I write this with a for loop?
Looks like the index you are using starts with 3, then increments by 3 up to 210. Y looks like a matrix... So, let's say the i...
mehr als 2 Jahre vor | 0
Frage
hdl coder hdl verifier: Error on Test Connection
I'm trying to run the Guided Hardware setup for HDL verifier, Xilinx Zedboard The 'Test Connection' button successfully complet...
mehr als 2 Jahre vor | 1 Antwort | 0
1
AntwortFrage
HDL Coder Guided Hardware Setup for HDL Verifier Support Package Xilinx
In the guided hardware setup, Setup SD Card Linux recognizes my 32gB SD card as /dev/sda ( I can see this in my file explore...
mehr als 2 Jahre vor | 0 Antworten | 0
0
AntwortenFrage
HDL Coder FPGA In The Loop, Error: There is no current hw_target
Using HDL Coder for a matched filter. Everything works up until Verify with FPGA-in-the-Loop. I have a Zedboard attached with ...
mehr als 2 Jahre vor | 1 Antwort | 0
1
AntwortFrage
HDL Coder Example for ZedBoard
Hi, I'm coming up to speed with HDL Coder and I'm using the matlab workflow rather than Simulink. There's an example project f...
mehr als 2 Jahre vor | 1 Antwort | 0
1
AntwortFrage
Are the neural network training methods (like train(), or trainlm()) supported by codegen and App Compiler?
Are the neural network training methods (like train(), or trainlm()) supported by codegen and App Compiler? I have a project wh...
mehr als 3 Jahre vor | 1 Antwort | 0
1
AntwortFrage
TurboEncode OFDM Modulation with Pilot Tones
I am trying to implement turbo encoding on an OFDM modem. The problem is that I have pilot tones to support a Rx equalizer. I ...
fast 5 Jahre vor | 0 Antworten | 0
