Statistik
RANG
28.970
of 300.799
REPUTATION
1
BEITRÄGE
12 Fragen
2 Antworten
ANTWORTZUSTIMMUNG
66.67%
ERHALTENE STIMMEN
1
RANG
of 21.092
REPUTATION
N/A
DURCHSCHNITTLICHE BEWERTUNG
0.00
BEITRÄGE
0 Dateien
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANG
of 171.134
BEITRÄGE
0 Probleme
0 Lösungen
PUNKTESTAND
0
ANZAHL DER ABZEICHEN
0
BEITRÄGE
0 Beiträge
BEITRÄGE
0 Öffentlich Kanäle
DURCHSCHNITTLICHE BEWERTUNG
BEITRÄGE
0 Discussions
DURCHSCHNITTLICHE ANZAHL DER LIKES
Feeds
Frage
How to set Unconditional Transition State for Else Statement in HDL Coder with a Counter?
Hi, in the HDL Coder Guideline, it is recommended to insert an unconditional Else transition: "Insert Unconditional Transition ...
fast 2 Jahre vor | 1 Antwort | 0
1
AntwortFrage
Simulink - Bus Creatro - how to set unused bus to "zero"?
Hi, in my model, I use many buses with many more signals, which go to different subsystems. For different testcases, only some...
mehr als 2 Jahre vor | 1 Antwort | 0
1
AntwortHow do you generate a registered output from Stateflow?
Update: starting with R2022b, the ClockDrivenOutput parameter for stateflow is available for Moore charts. https://de.mathworks...
mehr als 2 Jahre vor | 0
Frage
The top design unit selected for HDL code generation may not be inside a triggered subsystem.
Hi, why was this limitation intoduced in Matlab? In Matlab 2019, this limitation is not there. I wanted to port my model to Ma...
mehr als 3 Jahre vor | 1 Antwort | 0
1
AntwortFrage
HDL Coder reset - asynchronous and synchronous possible?
Hi, is it possible to generate HDL code with both, asynchronous and synchronous reset? https://de.mathworks.com/help/hdlfilter...
fast 6 Jahre vor | 1 Antwort | 0
1
AntwortFrage
stateflow hdl code generation hierachy flatten
Hi, I use stateflow for HDL-Code generation of an fsm. The stateflow has several hierachies. The hierachies are mainly for rea...
fast 6 Jahre vor | 1 Antwort | 0
1
AntwortFrage
HDL Coder custom file header - settings
Hi, generating VHDL-Code with HDL coder, there are some informations (like filename, date, module) in the default header. It ...
etwa 6 Jahre vor | 1 Antwort | 0
1
AntwortFrage
HDL Coder to / downto order
Hi, I'm using HDL Coder to generade VHDL code for a simulink block. In the entity, the port order is generated as follow: for...
etwa 6 Jahre vor | 2 Antworten | 0
2
AntwortenHow do you generate a registered output from Stateflow?
I have exactly the same question!
etwa 6 Jahre vor | 0
Frage
HDL Coder 'abs' : Double and complex data types not supported.
I'm using a simulink model to generate HDL code for simulation, with double values. The error is clear, as "Double and complex ...
mehr als 6 Jahre vor | 1 Antwort | 0
1
AntwortFrage
stateflow variant states possible?
Is is possible to add variants of a state inside a stateflow diagram, similar to variant subsystems in simulink?
mehr als 6 Jahre vor | 3 Antworten | 1
3
AntwortenFrage
Why don't i get a data type mismatch error?
Hi, following is inside my simulink model: a Stateflow chart, inside this chart: a 2-dimensional array a(5,5), data type...
mehr als 6 Jahre vor | 0 Antworten | 0
0
AntwortenFrage
HDL Coder disable Clock Enable output port
How can I disable the Clock Enable output port in generated VDHL-Code? I can specify the name In HDL Code Generation -> Global ...
fast 7 Jahre vor | 2 Antworten | 0
2
AntwortenFrage
How do I display logged local data of stateflow in Logic Analyzer
I would like to log a Local variable in a stateflow diagram and view it in the Logic Analyzer together with other signals. I've...
fast 7 Jahre vor | 1 Antwort | 0
