Statistik
RANG
181.715
of 300.813
REPUTATION
0
ANTWORTZUSTIMMUNG
33.33%
ERHALTENE STIMMEN
0
RANG
of 21.086
REPUTATION
N/A
DURCHSCHNITTLICHE BEWERTUNG
0.00
BEITRÄGE
0 Dateien
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANG
of 171.169
BEITRÄGE
0 Probleme
0 Lösungen
PUNKTESTAND
0
ANZAHL DER ABZEICHEN
0
BEITRÄGE
0 Beiträge
BEITRÄGE
0 Öffentlich Kanäle
DURCHSCHNITTLICHE BEWERTUNG
BEITRÄGE
0 Discussions
DURCHSCHNITTLICHE ANZAHL DER LIKES
Feeds
Frage
hw/sw Co-Design Workflow and UDP communication between Zynq zedboard and host computer
Hello everyone, I need help please, I'm trying to perform HW/SW Co-design for a zedboard. I have this simulink model: The subsy...
fast 7 Jahre vor | 1 Antwort | 0
1
AntwortFrage
Using direct lookup table as input to a matlab function block in simulink => error in "Check Block Compatibility" of "HDL Workflow Advisor"
Hello everyone, In my Simulink model I have a matlab function block, with the following code: function device_exist = look_4_...
fast 7 Jahre vor | 1 Antwort | 0
1
AntwortFrage
About hdlsllib/HDL RAMs blocks
hello everyone, Can you please tell me what is the difference between Port RAM blocks and Port RAM System blocks in the HDL Co...
fast 7 Jahre vor | 2 Antworten | 0
2
AntwortenFrage
problem generating hdl ip core of statflow using hdl workflow advisor: can't run the 1.2 task Set Target Reference Design
hello friends, I need some help please, I'm designing an I2C slave using stetflow, to make an HDL IP Core out of it using HDL W...
fast 7 Jahre vor | 1 Antwort | 0
1
AntwortFrage
Error in default port dimensions function of S-function 'slaveV2/SlaveI2C/Chart'. This function does not fully set the dimensions of output port 3
hi everyone, I'm trying to design an I2C slave using stetflow, and then to make an IP Core generation of it using HDL Workflow...
etwa 7 Jahre vor | 0 Antworten | 0
0
AntwortenFrage
The hasChangedTo function in a stateflow chart applied to a boolean
Hi everyone, I would like to know if the hasChangedTo function can be applied to a stateflow data of type boolean (i.e logical)....
etwa 7 Jahre vor | 1 Antwort | 0
1
AntwortAbout HDL simulink coder
Hello, Pham Van Dung and Kiran Kintali, I have the same error while trying to make an IP core generation of my design, compris...
etwa 7 Jahre vor | 0
