Beantwortet
HDL Coder no clock signals detected
MATLAB code is untimed, sequential code. HDL Coder synthesizes this code to a cycle-accurate HDL implementation. The clock and r...

fast 13 Jahre vor | 0

Beantwortet
How to set the clock frequency when converting a simulink model to HDL code.
If your board frequency is fixed, and you want a specific output frequency on your sine wave, you will need to understand the re...

fast 13 Jahre vor | 0

| akzeptiert

Beantwortet
Insert algorithms on Verilog language to Simulink
If you have HDL Verifier, you can cosimulate your design with Simulink using either Cadence Incisive or Mentor Graphics ModelSim...

fast 13 Jahre vor | 0

| akzeptiert

Beantwortet
Is there a free version of Xilinx System Generator for integration with Simulink?
As its name suggests, Xilinx System Generator is a tool sold by Xilinx. Their web page seems to indicate that a license retails ...

fast 13 Jahre vor | 0

| akzeptiert

Beantwortet
how to convert image into ascii format
Read the image into MATLAB with imread, and then write the data out in a format that can be read by Verilog file I/O.

fast 13 Jahre vor | 0

Beantwortet
matlab crash when I used API in system verilog
Please open a case with MathWorks Technical Support to report this crash.

fast 13 Jahre vor | 0

Beantwortet
Function is not defined for values of class embedded.fi when using HDL coder
As the error message states, there is no fixed-point version of the 'log' or 'exp' commands in MATLAB HDL Coder. The complete li...

fast 13 Jahre vor | 1

| akzeptiert

Beantwortet
how to use vsim command to initiate modelsim
Have you examined the documentation? >> web([docroot '/hdlverifier/ref/vsim.html']) Without any specific details about h...

fast 13 Jahre vor | 0

Beantwortet
programming fpga via simulink
If you have the HDL Verifier product, you can use the HDL Workflow Advisor to help you implement your design on any one of the s...

fast 13 Jahre vor | 0

Beantwortet
How to get Sawtooth waveform that can be converted to HDL code
As you have noted, the Signal Generator block is not supported by HDL Coder. I don't think that HDL Coder can directly solve you...

fast 13 Jahre vor | 0

| akzeptiert

Beantwortet
FPGA Implementation and analysis step not present on the workflow
As I understand your question, you want to implement your HDL Coder design onto an FPGA board. You will need the HDL Verifier p...

fast 13 Jahre vor | 0

Beantwortet
Error while converting a sine pwm block in simulink to verilog code using HDL coder.
The sine wave block is not supported by HDL Coder. You can see all the blocks supported by HDL Coder by running the MATLAB comm...

fast 13 Jahre vor | 0

| akzeptiert

Beantwortet
HDL Parser error: Unsupported data-type sfixed in "Fpga-in-the-loop"
How are you getting VHDL-2008 code into Simulink in FIL mode? HDL Coder doesn't generate any 2008-specific constructs. If you a...

fast 13 Jahre vor | 0

Beantwortet
HDL Coder Generated Verilog program is not able to load in the Candence software
There are no different steps than you would need with handwritten Verilog. You can also configure HDL Coder to emit suitable Ver...

fast 13 Jahre vor | 0

Beantwortet
How can I convert MATLAB Code to VHDL Code?
Native MATLAB code generation was introduced in release R2012a, with HDL Coder 3.0. Simulink HDL Coder was only available in ...

fast 13 Jahre vor | 0

Beantwortet
HDL coder Fixed-Point and Stimulus-Signal
# HDL Coder is algorithm-agnostic. If you can represent it with supported blocks and data types in Simulink, HDL Coder will be ...

fast 13 Jahre vor | 0

Beantwortet
HDL Coder Dual Port RAM multiple clock?
The current implementation of the HDL Dual Port RAM only supports a single clock.

fast 13 Jahre vor | 0

| akzeptiert

Beantwortet
Where can I download Xilinx System Generator for use with Simulink?
Xilinx System Generator is a 3rd party tool produced by (not surprisingly) Xilinx. More information can be found at https://www....

fast 13 Jahre vor | 1

| akzeptiert

Beantwortet
how can i show figure in my m-file?
The MATLAB HDL Coder demos are an excellent way to learn how to generate HDL code from MATLAB. They are probably the best place ...

fast 13 Jahre vor | 1

| akzeptiert

Beantwortet
Matlab(simulink) and Modelsim Cosimulation error problem
What are the Simulink rates for all the input ports to your HDL Verifier component? They are all required to be discrete rates. ...

fast 13 Jahre vor | 0

| akzeptiert

Beantwortet
how to integrate fpga kit with matlab?
It is straightforward to have HDL Coder target any FPGA board that it supports. All you need to do is right-click on the desired...

fast 13 Jahre vor | 0

Beantwortet
problem while converting .m file to .vhd using hdl coder matlab 2012a
I ran a slightly modified version of your code in R2012b and it does not generate this error. The main change I made was changin...

etwa 13 Jahre vor | 0

Beantwortet
Sequential logic or combinational logic
Yes, HDL Coder is well equipped to create sequential logic. It has capabilities to help you solve your timing constraints as wel...

mehr als 13 Jahre vor | 0

Beantwortet
How to convert 'vision.CascadeObjectDetector' to vhdl
The Computer Vision Toolbox does not currently support HDL Code Generation. The only way around this is to re-implement the func...

mehr als 13 Jahre vor | 1

Beantwortet
about HDL supported libraries
There is no customer-accessible way to add support for additional blocks to the HDL Coder supported blocks library. If you have ...

mehr als 13 Jahre vor | 1

| akzeptiert

Beantwortet
Problem of reciprocal building block in hdl code generation
The Reciprocal Sqrt Block implementation supports calculation using unsigned, fixed-point data types. It uses the iterative New...

mehr als 13 Jahre vor | 1

| akzeptiert

Beantwortet
HDL Generation from Matlab 2012
As the error message says, HDL Coder does not support frame based models. You will need to configure your NCO block to have a "S...

mehr als 13 Jahre vor | 1

Beantwortet
matlab compatibility with spartan 6
HDL Coder generates portable, target-independent VHDL and Verilog from Simulink and MATLAB designs. The generated code can be us...

mehr als 13 Jahre vor | 2

Beantwortet
Path Delay Balancing failure while generating HDL Code - Simulink HDL Coder
With an internal error like this your best path is to report this to MathWorks so that the issue can be examined and fixed by th...

mehr als 13 Jahre vor | 0

| akzeptiert

Beantwortet
Simulink HDL Coder come across error generating verilog hdl
It sounds like you are using Altera DSP Builder blocks. These blocks are not supported by Simulink HDL Coder.

mehr als 13 Jahre vor | 1