photo

Eric Cigan

Last seen: 2 Tage vor |  Aktiv seit 2014

Followers: 0   Following: 0

Nachricht

Statistik

  • Knowledgeable Level 2
  • First Review
  • Revival Level 2
  • First Answer

Abzeichen anzeigen

Feeds

Anzeigen nach

Beantwortet
Zynq SDR setup error
Please note that starting with the 24a general release, the features of Zynq SDR Support from Communications Toolbox will be ava...

11 Monate vor | 0

Beantwortet
Lane Detection with Zynq-Based Hardware - Pixel-Stream Model
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be ...

11 Monate vor | 0

Beantwortet
how to get hdmi input to the matlab?
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be ...

11 Monate vor | 0

Beantwortet
HDL workflow Advisor image
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be ...

11 Monate vor | 0

Beantwortet
Coverage in FPGA in the loop
Hi Ander— You raise a good question here in your pursuit of validating the coverage of your testbench. Our team reviewed this a...

fast 4 Jahre vor | 1

Beantwortet
is it possible to run the demo "Performing Large Matrix Operation on FPGA using External Memory" on Intel Altera FPGA?
Yes, it should be possible. If you are still interested, please write to me at eric.cigan at mathworks.com.

mehr als 6 Jahre vor | 0

| akzeptiert

Beantwortet
MATLAB and ModelSim, version compatibility
Here is a <https://www.mathworks.com/help/hdlverifier/gs/supported-eda-tools.html#bt16i4l-7 page that lists the versions of Mode...

mehr als 7 Jahre vor | 0

| akzeptiert

Beantwortet
Vivado build in Simualtor co-simulation
We maintain a <https://www.mathworks.com/help/hdlverifier/gs/supported-eda-tools.html complete list of HDL simulators> for which...

mehr als 7 Jahre vor | 0

| akzeptiert

Beantwortet
Can I get a list of Altera FPGA boards supported by matlab/simulink?
[was a comment - re-submitting as an answer] At this point the DE1-SoC is not supported out of the box. However, it should be p...

fast 8 Jahre vor | 0

Beantwortet
Compatibility for Mathworks' and Xilinx tools integration (System Generator, Vivado, Support Package...)
Please note that in HDL Coder R2014b, *both* Xilinx ISE and Vivado are supported as downstream tools. I understand that Yongfeng...

fast 10 Jahre vor | 0

Beantwortet
Usage of Sum of Elements blockset from Altera DSP builder advanced blockset
I recommend that you check with Altera on this question because they will have more direct experience with the capabilities and ...

fast 10 Jahre vor | 0

Beantwortet
Matlab Simulink with Altera Stratix III FPGA
Based on your explanation, I believe this would be supported by HDL Verifier, which supports FPGA-in-the-Loop with Stratix III b...

fast 10 Jahre vor | 0

Beantwortet
2014b and HDL Coder
No -- as you observed, AXI-Stream is not supported with HDL Coder in R2014b.

fast 10 Jahre vor | 0

Beantwortet
HDL verifier and zedboards
Architectural issues with Zynq have made it difficult to use the FIL feature of HDL Verifier with ZedBoard. In terms of other So...

fast 10 Jahre vor | 0

Beantwortet
How to verify Altera IP core with Simulink?
MathWorks offers a number of ways to verify Altera IP cores with Simulink depending on use case. * If you have a reference m...

fast 10 Jahre vor | 1