HDL simulinks coder error
Ältere Kommentare anzeigen
Dear Tim McBrayer,
When I tried to convert my Simulink file to VHDL code and I used HDL Workflow Advisor, but in step 3.2: Generate RTL Code and Testbench , i have an error:
Error due to multiple causes.
Failed Generated HDL code.
Don't have any informations for me to solve this problems
Please help me!
Thankyou very much!
Best Regard.
Akzeptierte Antwort
Weitere Antworten (0)
Kategorien
Mehr zu AMD FPGA and SoC Devices finden Sie in Hilfe-Center und File Exchange
Produkte
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!