How to apply constraints on test signals being generated by Design Verifier?
1 Ansicht (letzte 30 Tage)
Ältere Kommentare anzeigen
Tushar Agarwal
am 18 Jul. 2016
Kommentiert: Ramin Noruzi
am 1 Jul. 2019
I am trying to generate test cases for increased model coverage of a model, using design verifier. The problem is that some test cases generated by Design verifier have impractical negative values for signals that cannot be negative in reality. Is there a way to apply any constraints to test cases generated by Design Verifier?
0 Kommentare
Akzeptierte Antwort
Deepak
am 9 Nov. 2017
Hi Tushar,
The signals in the test cases can be constrained by using ‘Test Condition’ block from Simulink Design Verifier library. The following demo will be more helpful in understanding the functionality of this block.
sldvdemo_debounce_testconblk
The additional information of this block is available on the documentation page:
1 Kommentar
Ramin Noruzi
am 1 Jul. 2019
So I try to use SLDV to evaluate a chart. Inputs and outputs of this chart are Enumerations, Is there a way to put a data type constraints for SLDV? Because now it just makes double for inputs and outputs consequently its not able to decide.
Weitere Antworten (0)
Siehe auch
Kategorien
Mehr zu Best Practices for Simulink Design Verifier Analysis finden Sie in Help Center und File Exchange
Produkte
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!