Error while generating HDL code from Matlab: MATLAB for code generation only supports SumModes 'SpecifyPrecision' and 'KeepLSB' for 'MTIMES' when the size of the inputs can vary at run-time.

2 Ansichten (letzte 30 Tage)
Shruthi Sampathkumar
Shruthi Sampathkumar am 21 Feb. 2016
Beantwortet: Anish Mitra am 24 Feb. 2016
While trying to generate Verilog file using HDL coder, I got the above error in the 'fixed-point' file in the Validation Results sections. Kindly help me resolve the issue.

Melden Sie sich an, um diese Frage zu beantworten.

Akzeptierte Antwort

Anish Mitra
Anish Mitra am 24 Feb. 2016
As the error suggests, try changing the 'Sum mode' under the advanced settings. The image shows where to set this while using the Workflow Advisor.

Weitere Antworten (0)

Kategorien

Mehr zu Xilinx FPGA and SoC Devices finden Sie in Help Center und File Exchange

Tags

Produkte

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by