Generate validation model error
Ältere Kommentare anzeigen
Hi,
I can use the HDL Workflow Advisor to turn my Simulink model into RTL code, but when I use it to generate validation model, it failed.. The failed information is: At lease one value is out of defining rectangle or position. All values must be less than or equal to 32767.
I do not understand the fialed informaiton.
Can you explain it to me, and give me a solution ?
Thanks!
Shuai
Akzeptierte Antwort
Weitere Antworten (0)
Kategorien
Mehr zu AMD FPGA and SoC Devices finden Sie in Hilfe-Center und File Exchange
Produkte
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!