- Pat Canny (Simulink Design Verifier Product Manager)
Facing issue in test generation using simulink test through matlab commands
5 Ansichten (letzte 30 Tage)
Ältere Kommentare anzeigen
Facing issue while generating tests using command as shown in screenshot. This command is working fine on matlab 2020b update6 version but its giving below error on matlab 2021b update2 version. When I am trying to generate tests manually using simulink design verifier then its generating successfully on same model but giving below error while generating tests using below command.
Please let me know the solution of the issue.
![](https://www.mathworks.com/matlabcentral/answers/uploaded_files/886865/image.png)
3 Kommentare
Devendra Bhave
am 9 Feb. 2022
Bearbeitet: Devendra Bhave
am 9 Feb. 2022
Try disabling the harness creation. Run the following code and let us know whether it works.
tcObj = sltest.testmanager.createTestForComponent('TestFile', tf, ...
'SLDVTestGeneration', true, ...
'Component', Schedular_Name, ...
'CreateHarness', false, ... % Disable the harness creation to analyze the component directly
'TestType', 'equivalence', ...
'Simulation1Mode', 'Normal', ...
'Simulation2Mode', 'Software-in-the-Loop (SIL)'...
);
Antworten (1)
Devendra Bhave
am 9 Feb. 2022
It is a bit difficult to establish the root cause of the error based on the above information. I suggest you consult MathWorks technical support.
1 Kommentar
Siehe auch
Kategorien
Mehr zu Verification, Validation, and Test finden Sie in Help Center und File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!