Filter löschen
Filter löschen

generate simulink model from VHDL code?

5 Ansichten (letzte 30 Tage)
Roger
Roger am 5 Mär. 2014
Kommentiert: Roger am 6 Mär. 2014
Hi,
I want to know if HDL coder is capable of generating simulink model from a given VHDL code? in order to intergret exist small part of design to a larger project. That will save large amount of time for development. Thanks!

Akzeptierte Antwort

Tim McBrayer
Tim McBrayer am 5 Mär. 2014
No, there is no capability within HDL Coder to generate Simulink from HDL; the tool works exclusively in the other direction.
If you need to import VHDL into a larger design, you can use HDL Coder's Black Box feature to include handwritten HDL code into a larger set of generated HDL code. You could also use HDL Verifier to cosimulate hand-written HDL code in a Simulink design.
  1 Kommentar
Roger
Roger am 6 Mär. 2014
Thank you Tim, now it's more clear to me.

Melden Sie sich an, um zu kommentieren.

Weitere Antworten (0)

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by