Is HDL Coder able to do falling clock edge trigger?
1 Ansicht (letzte 30 Tage)
Ältere Kommentare anzeigen
legendbb
am 13 Nov. 2013
Beantwortet: Tim McBrayer
am 13 Nov. 2013
Looking at DDR mode, don't know if HDL Coder is capable of handling such.
Please comment, thanks,
0 Kommentare
Akzeptierte Antwort
Tim McBrayer
am 13 Nov. 2013
HDL Coder cannot generate DDR code. It is planned for R2014a to support specifying either the positive or negative clock edge to use, but even then only one edge may be used at once. This single-edge limitation is due to the simple fact that Simulink semantics to not support DDR-style semantics.
0 Kommentare
Weitere Antworten (0)
Siehe auch
Produkte
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!