Bit Set

Set specified bit of stored integer to one

• 

Libraries:
Simulink / Logic and Bit Operations
HDL Coder / Logic and Bit Operations

Description

The Bit Set block sets the specified bit of the stored integer to one. Scaling is ignored.

You can specify the bit to be set to one with the Index of bit parameter, where bit zero is the least significant bit.

Examples

Using a Bit Set Block

This examples show how to use the Bit Set block to set the value of the specified bit index to 1.

A vector of constants 2.^[0 1 2 3 4] is represented in binary as [00001 00010 00100 01000 10000].

Open BitSetModel.slx and explore the Constant block and Bit Set block settings.

open_system('BitSetModel');

Simulate the model.

sim('BitSetModel');

With the index set to 2, the result is [00101 00110 00100 01100 10100], which is represented in decimal as [5 6 4 12 20] in the Display block.

Ports

The Bit Set block supports Simulink^® integer, fixed-point, and Boolean data types. The block does not support true floating-point data types or enumerated data types.

Input

Port_1 — Input signal

scalar | vector

Input signal with the specified bit of the stored integer.

Data Types: int8 | int16 | int32 | int64 | uint8 | uint16 | uint32 | uint64 | Boolean | fixed point | bus

Output

Port_1 — Output signal

scalar | vector

Output signal with the specified bit set to 1.

Data Types: int8 | int16 | int32 | int64 | uint8 | uint16 | uint32 | uint64 | Boolean | fixed point | bus

Parameters

Index of bit — Index of bit

0 (default) | scalar | vector

Index of bit where bit 0 is the least significant bit.

Programmatic Use

Block Parameter: iBit

Type: character vector

Values: scalar | vector

Default: '0'

Block Characteristics

Data Types	Booleana | fixed point | integer
Direct Feedthrough	yes
Multidimensional Signals	yes
Variable-Size Signals	no
Zero-Crossing Detection	no
a Bit operations are not recommended for use with Boolean signals.

Extended Capabilities

C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.

HDL Code Generation

Generate VHDL, Verilog and SystemVerilog code for FPGA and ASIC designs using HDL Coder™.

HDL Coder™ provides additional configuration options that affect HDL implementation and synthesized logic.

HDL Architecture

This block has one default HDL architecture.

HDL Block Properties

ConstrainedOutputPipeline	Number of registers to place at the outputs by moving existing delays within your design. Distributed pipelining does not redistribute these registers. The default is 0. For more details, see ConstrainedOutputPipeline (HDL Coder).
InputPipeline	Number of input pipeline stages to insert in the generated code. Distributed pipelining and constrained output pipelining can move these registers. The default is 0. For more details, see InputPipeline (HDL Coder).
OutputPipeline	Number of output pipeline stages to insert in the generated code. Distributed pipelining and constrained output pipelining can move these registers. The default is 0. For more details, see OutputPipeline (HDL Coder).
SynthesisAttributes	Specifies the synthesis attributes for the blocks and block output signals in the model. The generated HDL code contains these attributes. For more information, see SynthesisAttributes (HDL Coder).

PLC Code Generation
Generate Structured Text code using Simulink® PLC Coder™.

Fixed-Point Conversion
Design and simulate fixed-point systems using Fixed-Point Designer™.

Version History

Introduced before R2006a

R2026a: Specify synthesis attributes for blocks and block output signals

Use the SynthesisAttributes HDL block property to specify the synthesis attributes for the block and its output signals. HDL Coder includes these attributes in the generated HDL code.