Beantwortet
Unrecognized function or variable 'vsim'.
https://www.mathworks.com/support/contact_us.html please reach out to support for this install question.

fast 5 Jahre vor | 0

Beantwortet
Unrecognized function or variable 'vsim'.
Possibly install issue. Do you have this file on your path? >> help vsim vsim Launch ModelSim for use with MATLAB and Simul...

fast 5 Jahre vor | 1

Beantwortet
Convert MATLAB ANN Model to HDL using HDL Coder
Can you share reproduction steps? Thanks

etwa 5 Jahre vor | 0

Beantwortet
Deep Learning HDL Toolbox Support Package for Xilinx FPGA and SoC Devices
Please follow guidance from this thread. https://www.mathworks.com/matlabcentral/answers/882868-deep-learning-hdl-toolbox-suppo...

etwa 5 Jahre vor | 0

Beantwortet
Deep Learning HDL Toolbox Support Package for Xilinx FPGA and SoC Devices
We understand you running into the issue during the hardware support package setup, while downloading the Linux image. Can you c...

etwa 5 Jahre vor | 0

Beantwortet
start hdl coder from simulink model
We have seen this error when the DUT specification has a newline character. Launching HDL Coder app button in toolstrip has this...

etwa 5 Jahre vor | 0

| akzeptiert

Beantwortet
HDLCoder timing closure errors on hps2fpga brigde when scaling up a model.
You can reach out to support@mathworks.com to get additional help on the topic.

etwa 5 Jahre vor | 0

| akzeptiert

Beantwortet
HDLCoder timing closure errors on hps2fpga brigde when scaling up a model.
>> Im trying to scale up a motor control algorithm from 1 controller to 4 instances on HDLCoder This should be possible. Can yo...

etwa 5 Jahre vor | 0

Beantwortet
how to generate sine wave for fpga?
Attached model generates HDL Code using HDL Coder. >> makehdl(gcb) ### Generating HDL for 'sine_cust_hdl/WaveGen HDL'....

etwa 5 Jahre vor | 0

Beantwortet
How do I convert between enumeration and integer types for use with HDL Coder?
Updated Answer (R2021a) HDL Code Generation for Data Type Conversion block supports enumerated data types in R2021a release. ...

etwa 5 Jahre vor | 1

Beantwortet
Making Simulink HDL Coder with Dynamic Input.
What version of MATLAB are you using? I am able to generate code for the 'masters_v5/DUT/HDL DUT' subsystem >> makehdl(gc...

etwa 5 Jahre vor | 0

Beantwortet
simulink _hdl coder
>> Error: Evaluation of emission function on class hdldefaults.Subsystem failed with the error message: >> MATLAB:UndefinedFunc...

etwa 5 Jahre vor | 0

Beantwortet
Simulink to HDL
>> Error: Evaluation of emission function on class hdldefaults.Subsystem failed with the error message: >> MATLAB:UndefinedFunc...

etwa 5 Jahre vor | 0

Beantwortet
How do I convert a fixed point or integer word to array of bits and vice versa?
Attached model in this repository shows how to do this using MATLAB Function Blocks. https://github.com/mw-kirank/HDL-Bit-Opera...

etwa 5 Jahre vor | 0

| akzeptiert

Frage


How do I convert a fixed point or integer word to array of bits and vice versa?
How do I build a model to convert word to bits and bits to word and generate HDL using HDL Coder?

etwa 5 Jahre vor | 1 Antwort | 0

1

Antwort

Beantwortet
Serial communication through Matlab
This page can be helpful for this topic. https://www.mathworks.com/help/supportpkg/xilinxfpgaturnkeyboards/index.html

etwa 5 Jahre vor | 0

Beantwortet
Merging separate vivado project into RF SOM reference design and using external target interface
If this question is about merging multiple IP blocks built under different projects into a single bitstream, please contact supp...

etwa 5 Jahre vor | 0

Beantwortet
please help me to fix this error " HDL code generation for fixed point division is only supported when 'RoundMode' is 'Fix' or 'Nearest' "
If this is staill an issue please share dut.m (design) and testbench.m (testbench calling the design) and a project file that is...

etwa 5 Jahre vor | 0

Beantwortet
simulink model to hdl code
https://www.mathworks.com/matlabcentral/fileexchange/58941-hdl-coder-evaluation-reference-guide please refer to getting start...

etwa 5 Jahre vor | 0

| akzeptiert

Beantwortet
How can I control the HDL FIFO in simulink to send data to the I/O of the De1soc for a given frequency?
Define Custom Board and Reference Design for Intel SoC Workflow https://ww2.mathworks.cn/help/hdlcoder/ug/define-and-register-c...

etwa 5 Jahre vor | 0

Beantwortet
Data Loos in a multi rate system in HDL Coder
https://www.mathworks.com/help/hdlcoder/ug/authoring-a-reference-design-for-audio-system-on-a-zynq-board.html Authoring a Ref...

etwa 5 Jahre vor | 0

Beantwortet
Error using exampleUtils.componentExamplesDir
This seems to be an installation issue. Can you try reinstall and if that doesn't work, can you contact support@mathworks.com?...

etwa 5 Jahre vor | 0

Beantwortet
Zedboard Sine wave implementation problem
Attached is a simple sine wave generation example suitable for HDL code generation.

etwa 5 Jahre vor | 0

Beantwortet
Getting multiple outputs on a single variable in MATLAB function block inside simulink.
Use this example to see how to extract a port of the image to stream into DUT suitable for HDL Code Generation.

etwa 5 Jahre vor | 0

Beantwortet
Problems encountered when converting simulink model, including From File block, to hdl code.
FromFileBlock can be used only as a source in the test bench outside the design under test (DUT). The source block is not suppor...

etwa 5 Jahre vor | 0

| akzeptiert

Beantwortet
HDL Coder output port type needs to be std_logic_vector (8 downto 0)
Consider using hdlsetup command, it puts the model in ASIC/FPGA mode which generates full-precision arithmetic suitable for AS...

etwa 5 Jahre vor | 0

Beantwortet
hdl code generation from simulink model
All input ports are connected to DUT shold be connected with valid sample times. Run "hdlsetup" command and make sure all sampl...

etwa 5 Jahre vor | 0

Beantwortet
Error " Dot indexing is not supported for variable of this type" comes when tried to configure HDL Coder support package for Xilinx Zynq Platform.
This is not expected behavior. Can you share the issue and model/version details to support@mathworks.com?

etwa 5 Jahre vor | 1

Beantwortet
MATLAB 2018a HDL-coder : Failed Program target FPGA device.
(per Kiyoko notes) There are some old ISE reference designs shipped in Zynq Hardware Support Package. These cause confusion. H...

etwa 5 Jahre vor | 0

Beantwortet
HDL Coder giving Conformance error due to fi division
Without dut.m and testbench.m files and a MATLAB HDL Coder project it woudl be difficult to do further analysis. running the ...

etwa 5 Jahre vor | 0

Mehr laden