This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.

Hardware-Software Co-Design

Deploy hardware and software implementations of SDR algorithms on Xilinx® Zynq®-based radio hardware

With the Communications Toolbox™ Support Package for Xilinx Zynq-Based Radio, you can design an SDR algorithm in Simulink®, and then prototype your design on the Xilinx Zynq-based radio hardware. You can either deploy a hardware-software (HW/SW) co-design implementation partitioned between the ARM® processor and the FPGA fabric of the underlying system on chip (SoC), or prototype the design targeting the FPGA fabric only. The workflow is available in Simulink only.

Functions

sdrdevCreate radio object for interfacing with Xilinx Zynq-based radio hardware
downloadImageDownload SD card image or bitstream file

Objects

comm.SDRDevAD936xInterface with AD936x-based Zynq radio hardware
comm.SDRDevFMCOMMS5Interface with FMCOMMS5 Zynq radio hardware

Blocks

AD936x ReceiverReceive data from AD936x-based Zynq radio hardware
AD936x TransmitterSend data to AD936x-based Zynq radio hardware
FMCOMMS5 ReceiverReceive data from FMCOMMS5 Zynq radio hardware
FMCOMMS5 TransmitterSend data to FMCOMMS5 Zynq radio hardware

Topics

Configuration and Deployment

Hardware-Software Co-Design Overview

Learn the basics of the hardware-software co-design feature in this support package and its software requirements.

Installation for Hardware-Software Co-Design

Install and configure additional support packages and third-party tools required by hardware-software co-design workflow.

Hardware-Software Co-Design Workflow

Deploy partitioned hardware-software co-design implementations for SDR algorithms.

Guidelines for Configuring the Software Interface Model

Configure your model for continuous and packet-based transmission and reception.

System Timing

Explore ARM processor scheduler options for the software interface model.

FPGA Targeting Workflow

Prototype SDR algorithms on the FPGA fabric only.

Verification

Debug SDR Designs Using FPGA Data Capture

Debug HDL IP core of SDR design with FPGA Data Capture app.

Troubleshooting

Troubleshooting Hardware-Software Co-Design

Resolve issues encountered while using the hardware-software co-design workflow.

Featured Examples