displayTriggerSettings

System object: hdlverifier.FPGADataReader
Package: hdlverifier

Display overall trigger condition

Syntax

displayTriggerSettings(DC)

Description

displayTriggerSettings(DC) displays the signal value comparisons and logical operator that define the overall trigger condition.

Input Arguments

expand all

Customized data capture object created using the FPGA Data Capture Component Generator app.