Display overall trigger condition


displayTriggerSettings(DC) displays the signal value comparisons and logical operator that define the overall trigger condition.

Input Arguments

collapse all

Data capture System object, specified as an hdlverifier.FPGADataReader System object. You can create this type of System object by using the FPGA Data Capture Component Generator app.

Introduced in R2017a