This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.

MATLAB AXI Master

Access AXI slave memory on FPGA board from MATLAB®

Access on-board memory locations from MATLAB, using the MATLAB AXI master IP in your FPGA design, and the aximaster object. The object connects to the IP over the JTAG cable, and allows read and write commands to slave memory locations from the MATLAB command line.

Functions

setupAXIMasterForQuartus Add AXI master IP path to Quartus project
readmemoryRead data out of AXI4 memory-mapped slaves
writememoryWrite data to AXI4 memory-mapped slaves
releaseRelease JTAG cable resource

Objects

aximaster Read and write memory locations on an FPGA board from MATLAB

Topics

Set Up for MATLAB AXI Master

High-level steps for accessing memory on an FPGA board from MATLAB

Ethernet MATLAB as AXI Master

Integrate and configure Ethernet MATLAB as AXI Master using User Datagram Protocol (UDP).

PCI Express MATLAB as AXI Master

Integrate and configure of MATLAB as AXI Master IP over PCI Express.

Featured Examples

Access FPGA External Memory Using MATLAB as AXI Master

Access FPGA External Memory Using MATLAB as AXI Master

Use MATLAB as AXI Master to access external DDR memories connected to an FPGA. The FPGA design instantiates an Intel DDR memory controller for accessing the DDR memories. This memory controller provides a memory-mapped slave interface for read and write operations from the FPGA. The MATLAB as AXI Master feature provides an AXI master IP that allows MATLAB to access any memory-mapped slave IPs in the FPGA. In this example, we demonstrate how to integrate the JTAG MATLAB as AXI Master IP or Ethernet MATLAB as AXI Master IP into a Qsys design, and then read and write the DDR memory from MATLAB.

IP Core Generation Workflow Without an Embedded ARM Processor: Arrow DECA MAX 10 FPGA Evaluation Kit

IP Core Generation Workflow Without an Embedded ARM Processor: Arrow DECA MAX 10 FPGA Evaluation Kit

Use the HDL Coder™ IP Core Generation Workflow to develop reference designs for Intel® parts without an embedded ARM® processor present, but which still utilize the HDL Coder™ generated AXI interface to control the DUT. This example uses MATLAB as AXI Master IP from HDL Verifier™ or Intel Qsys™ JTAG to Avalon Master Bridge IP to access the HDL Coder™ generated registers. MATLAB as AXI Master provides access to FPGA registers from MATLAB directly. When you use Intel Qsys™ JTAG to Avalon Master Bridge IP, you can access the FPGA registers using Tcl commands in the Qsys System Console. The FPGA design is implemented on the Arrow DECA MAX 10 FPGA evaluation kit.

Open Script
IP Core Generation Workflow With Ethernet Based MATLAB as AXI Master: Arrow DECA MAX 10 FPGA Evaluation Kit

IP Core Generation Workflow With Ethernet Based MATLAB as AXI Master: Arrow DECA MAX 10 FPGA Evaluation Kit

Uses Ethernet based MATLAB as AXI Master IP from HDL Verifier™ to access the HDL Coder™ generated registers. MATLAB as AXI Master provides access to FPGA registers from MATLAB directly. The FPGA design is implemented on the Arrow DECA MAX 10 FPGA evaluation kit.

HDL Verifier Support Package for Intel FPGA Boards Documentation
Support
Introducing Deep Learning with MATLAB

Introducing Deep Learning with MATLAB

Download ebook