This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.

Integrate Verification with HDL Code Generation

Generate test benches to verify HDL code generated with HDL Coder™

When you generate HDL code using HDL Coder, the tools provide options for automatic verification of the generated code against your source MATLAB® or Simulink® design. Use the HDL Workflow Advisor to guide you through code generation and verification. See Getting Started with the HDL Workflow Advisor (HDL Coder) and Generate Test Bench and Enable Code Coverage Using the HDL Workflow Advisor (HDL Coder).

You can generate four kinds of test benches for verification of generated code: HDL simulation, cosimulation, FPGA-in-the-loop (FIL), or DPI component. The latter three test benches are provided when you have an HDL Verifier™ license. See Choose a Test Bench for Generated HDL Code (HDL Coder).

Topics

Cosimulation

Automatic Verification of Generated HDL Code from Simulink

Verify generated HDL code using a generated cosimulation model.

Automatic Verification of Generated HDL Code from MATLAB

Verify generated HDL code using a generated cosimulation script.

FPGA-in-the-Loop

FIL Simulation with HDL Workflow Advisor for Simulink

Generate an FPGA-in-the-loop model using HDL Workflow Advisor.

FIL Simulation with HDL Workflow Advisor for MATLAB

Generate an FPGA-in-the-loop System object™ and test bench using HDL Workflow Advisor.

System Verilog DPI Component

Verify HDL Design With Large Data Set Using SystemVerilog DPI Test Bench

This example shows how to use SystemVerilog DPI test bench for verification of HDL code where a large data set is required.

Combination of Multiple Test Bench Types

Verify the Combination of Hand-Written and Generated HDL Code

This example uses HDL cosimulation and FPGA-in-the-Loop (FIL) simulation to verify an HDL design comprising generated and legacy HDL code.

Cosimulation and FPGA-in-the-Loop in MATLAB-to-HDL Workflow

This example shows how to verify generated HDL code using HDL Cosimulation and FPGA-in-the-Loop as steps in the HDL code generation workflow for MATLAB to HDL.

Verify Sobel Edge Detection Algorithm in MATLAB-to-HDL Workflow

This example shows how to generate HDL code from a MATLAB design implementing the Sobel edge detection algorithm.

Related Information

Verification (HDL Coder)