Check for ports and subsystems overview
This folder contains checks that verify whether ports and subsystems in your model have settings that are compatible for HDL code generation. You can verify whether:
The subsystem in your Simulink® model is a valid top level subsystem.
The initial condition of Enabled Subsystem or Triggered Subsystem blocks in your model is zero.