

MATLAB EXPO 2016

Ein Modell - viele Zielsysteme

Automatische Codegenerierung aus
MATLAB und Simulink

Dr.-Ing. Daniel Weida





Industry trends

Code generation is expanding rapidly

Code generation offers many benefits

Hardware resources need optimization

- C
- C++
- VHDL
- Verilog
- Structured Text




Agenda

Multi-target Production Code Generation

Hardware targets

Continuous Verification and Validation

Summary




Agenda

Multi-target Production Code Generation

Hardware targets

Continuous Verification and Validation

Summary



Iveco Develops a Shift Range Inhibitor System for Mechanical 9- and 16-Speed Transmissions in Six Weeks



An Iveco heavy-duty vehicle.

Challenge

Develop and deliver an automotive transmission management system in six weeks

Solution

Use Model-Based Design to model, implement, test, and deploy the management system on a PLC

Results

- Development time cut by 40%
- Specification and implementation errors eliminated
- PLC design reused on a microprocessor

“Our system engineers work directly with our software engineers on the Simulink model. This speeds development because there is no misinterpretation of requirements. When we’re confident that the model is right, we save even more time by generating code from it, with no implementation errors.”

Demetrio Cortese
Iveco

Multi-target challenges

Model-Based Design

- How do I size the motors?
- Can I get desired performance?
- Does my system work if component values change?

Multi-target Production Code Generation

- How do I size the processing hardware?
- Can I get desired execution speed?
- Does the system work if component cores change (e.g., PLC to DSP)?

“After implementing the PLC version with Simulink PLC Coder, we reused the model, with few modifications, and generated the microprocessor code using Embedded Coder. We switched from a structured text implementation to C, just by changing the code generation product we used.”

Demetrio Cortese, Iveco


Agenda

Multi-target Production Code Generation

Hardware targets


Continuous Verification and Validation

Summary



Code Generation: Five languages

- C
- C++
- VHDL
- Verilog
- Structured Text



Model

MATLAB EXPO 2016


```

51 /* Model step function */
52 void rtwdemo_fixpt1_step(void)
53 {
54     /* Output: '<Root>/Out1' incorporates:
55      * Gain: '<Root>/Gain'
56      * Inport: '<Root>/In1'
57      */
58     rtwdemo_fixpt1_Y.Out1 = -3.2 * rtwdemo_fixpt1_U.In1;
59
60     /* Output: '<Root>/Out2' incorporates:
61      * Inport: '<Root>/In1'
62      * Stateflow: '<Root>/Chart'
63      */
64
65     /* Gateway: Chart */
66     /* During: Chart */
67     /* Transition: '<S1>:2' */
68     rtwdemo_fixpt1_Y.Out2 = rtwdemo_fixpt1_fixout(rtwdemo_fixpt1_U.In1);
69
70     /* MATLAB Function Block: '<Root>/MATLAB Function' incorporates:
71      * Inport: '<Root>/In1'
72      */
73
74     /* MATLAB Function 'MATLAB Function': '<S2>:1' */
75     /* Simple fixed-point operation without saturation checking. */
76     if (rtwdemo_fixpt1_U.In1 >= 0.5) {
77         /* Output: '<Root>/Out3' */
78         /* '<S2>:1:8' */
79         rtwdemo_fixpt1_Y.Out3 = rtwdemo_fixpt1_U.In1 * 3.2;
80     } else {
81         /* Output: '<Root>/Out3' */
82         /* '<S2>:1:10' */
83         rtwdemo_fixpt1_Y.Out3 = -rtwdemo_fixpt1_U.In1 * 3.2;
84     }
85


```

Code


Structured Text



C/C++




VHDL/Verilog



Code Generation: Five languages

- C
- C++
- VHDL
- Verilog
- Structured Text



Model

MATLAB EXPO 2016

```



51 /* Model step function */
52 void rtwdemo_fixpt1_step(void)
53 {
54     /* Output: '<Root>/Out1' incorporates:
55      * Gain: '<Root>/Gain'
56      * Inport: '<Root>/In1'
57      */
58     rtwdemo_fixpt1_Y.Out1 = -3.2 * rtwdemo_fixpt1_U.In1;
59
60     /* Output: '<Root>/Out2' incorporates:
61      * Inport: '<Root>/In1'
62      * Stateflow: '<Root>/Chart'
63      */
64
65     /* Gateway: Chart */
66     /* During: Chart */
67     /* Transition: '<S1>:2' */
68     rtwdemo_fixpt1_Y.Out2 = rtwdemo_fixpt1_fixout(rtwdemo_fixpt1_U.In1);
69
70     /* MATLAB Function Block: '<Root>/MATLAB Function' incorporates:
71      * Inport: '<Root>/In1'
72      */
73
74     /* MATLAB Function 'MATLAB Function': '<S2>:1' */
75     /* Simple fixed-point operation without saturation checking. */
76     if (rtwdemo_fixpt1_U.In1 >= 0.5) {
77         /* Output: '<Root>/Out3' */
78         /* '<S2>:1:8' */
79         rtwdemo_fixpt1_Y.Out3 = rtwdemo_fixpt1_U.In1 * 3.2;
80     } else {
81         /* Output: '<Root>/Out3' */
82         /* '<S2>:1:10' */
83         rtwdemo_fixpt1_Y.Out3 = -rtwdemo_fixpt1_U.In1 * 3.2;
84     }
85

```


Code

Hardware Support: Any device

- Any device with portable code for **algorithm code generation**
- Coder support packages offer device-specific **system executable generation**
 - ARM ... C2000 ... Zynq
- Hardware vendors offer their own support packages
 - Freescale, Infineon, Microchip, Renesas, TI, STMicroelectronics, ...




Hardware Constraints



Simulation for Mixed Targets

Device vendor: ASIC/FPGA



Device vendor: ARM Compatible

Device type: ARM 10


Agenda

Multi-target Production Code Generation


Hardware targets

Continuous Verification and Validation

Summary



Embedded System Development Process with Model-Based Design



Sim: Simulation

RP: Rapid Prototyping

OTRP: On-Target Rapid Prototyping


MATLAB EXPO 2016

SIL: Software-in-the-Loop Testing

PIL: Processor-in-the-Loop Testing


HIL: Hardware-in-the-Loop Testing

Rapid Prototyping




On-Target Prototyping

- Does algorithm perform well on actual device with true latencies?




Copyright 2014-2015 The MathWorks, Inc.



Production Code Generation

- Is the code optimized?



```
/* Gain: '<S14>/number of pole pairs' */
```

```
sin_coefficient = ctrlParams.PmsmPolePairs * B.Switch_fr;
```

```
/* Trigonometry: '<S14>/Trigonometric Function1' */
```


```
cos_coefficient = arm_cos_f32(sin_coefficient);
```

```
sin_coefficient = arm_sin_f32(sin_coefficient);
```

Embedded
Coder®


- Code Replacement Tables
- Use of e.g. CMSIS library for code optimization for ARM

Results for ARM Cortex-A




Run Format: [ANSI or Ne10], [gcc no opt or gcc -O2], ARM 1Ghz Cortex A8

Processor-in-the-loop




Target requirement-based testing

Simulink model




Simulation Test Harnesses




Simulink Test Manager

Hardware specific model




Hardware Test Harnesses




Coding Standards


MISRA-C



STARC HDL




DO Qualification Kit



>>qualkitdo

IEC/ISO Certification Kit



>>certkitiec

Model-Based Design – Certification Examples

DO-178 (Level A)



Honeywell Aerospace USA
Flight Control Systems

ISO 26262



TRW Germany
Electronic parking brake control system

ARP4754 & DO-178



Airbus Helicopters
Certified flight software

IEC 62304



Weinmann Medical Germany
Transport ventilator

IEC 61508



Alstom Grid UK
HDVC Power Systems

EN 50128



Alstom France
Train Control Systems


Agenda

Multi-target Production Code Generation

Hardware targets

Continuous Verification and Validation

Summary




Key Take-Aways

Code generation is expanding rapidly

- C
- C++
- VHDL
- Verilog
- Structured Text

Code generation offers many benefits



Hardware resources need optimization

